Cirrus-logic CS53L21 Instrukcja Użytkownika Pobierz pdf (Strona 55)

DS700PP1 55

CS53L21

6.17 Status (Address 20h) (Read Only)

For all bits in this register, a “1” means the associated error condition has occurred at least once since the

of the register. Reading the register resets all bits to 0.

Serial Port Clock Error (SP_CLK Error)

Default: 0

Function:

Indicates an invalid MCLK to LRCK ratio. See “Serial Port Clocking” on page 29“Serial Port Clocking” on

page 29 for valid clock ratios.

Note: On initial power up and application of clocks, this bit will be high as the serial port re-synchronizes.

ADC Overflow (ADCX_OVFL)

Default = 0

Function:

Indicates that there is an over-range condition anywhere in the CS53L21 ADC signal path of each of the

associated ADC’s.

76543210

Reserved SP_CLKERR Reserved Reserved Reserved Reserved ADCA_OVFL ADCB_OVFL

1 2 ... 50 51 52 53 54 55 56 57 58 59 60 ... 65 66

Brak uwag

Cirrus-logic CS53L21 Instrukcja Użytkownika Strona 55