Cirrus-logic CS61884 Instrukcja Użytkownika Strona 23

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 72
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 22
CS61884
DS485F3 23
8. BUILDING INTEGRATED TIMING SYSTEMS (BITS) CLOCK MODE
This mode is used to enable one or more channels
as a stand-alone timing recovery unit used for
G.703 Clock Recovery.
In hardware mode, BITS Clock mode is selected by
pulling the MUX pin “HIGH”. This enables only
channel zero as a stand-alone timing recovery unit,
no other channel can be used as a timing recovery
unit.
In host mode, each channel can be setup as an inde-
pendent G.703 timing recovery unit, through the
Bits Clock Enable Register (1Eh) (See Section
14.31 on page 41), setting the desired bit to “1” en-
ables BITS Clock mode for that channel. The fol-
lowing diagrams show how the BITS clock
function operates.
T1 1:2
RRING
R1
R2
RECEIVE
LINE
0.1
μ
F
CS61884
One Receiver
RTIP
RCLK
RPOS
RNEG
Figure 3. G.703 BITS Clock Mode in NRZ Mode
T1 1:2
RRING
R1
R2
RECEIVE
LINE
0.1
μ
F
CS61884
One Receiver
RTIP
RCLK
RPOS
RNEG
Figure 4. G.703 BITS Clock Mode in RZ Mode
T1 1:2
RRING
R1
R2
RECEIVE
LINE
0.1
μ
F
CS61884
One Channel
RTIP
RCLK
RPOS
RNEG
TCLK
TPOS
TNEG
REMOTE
LOOPBACK
T1 1:2
TRANMIT
LINE
TRING
TTIP
Figure 5. G.703 BITS Clock Mode in Remote Loopback
Przeglądanie stron 22
1 2 ... 18 19 20 21 22 23 24 25 26 27 28 ... 71 72

Komentarze do niniejszej Instrukcji

Brak uwag