Cirrus-logic CS4373A Instrukcja Użytkownika

Przeglądaj online lub pobierz Instrukcja Użytkownika dla Sprzęt komputerowy Cirrus-logic CS4373A. Cirrus Logic CS4373A User Manual Instrukcja obsługi

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 34
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 0
Copyright © Cirrus Logic, Inc. 2006
(All Rights Reserved)
http://www.cirrus.com
CS4373A
Low-power, High-performance
∆Σ
Test DAC
Features
z Digital ∆Σ Input from CS5376A Digital Filter
z Selectable Differential Analog Outputs
Precision output (OUT±) for electronics tests
Buffered output (
BUF±) for sensor tests
z Multiple AC and DC Operational Modes
Signal bandwidth: DC to 100 Hz
Max AC amplitude: 5 V
PP
differential
Max DC amplitude: + 2.5 V
dc
differential
z Selectable Attenuation for CS3301A / CS3302A
1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64
z Outstanding Performance
AC (OUT): -116 dB THD typical, -112 dB max
AC (BUF): -108 dB THD typical, -90 dB max
DC absolute accuracy: 0.4% typical, 1% max
z Low Power Consumption
AC modes / DC modes: 40 mW / 20 mW
Sleep mode / Power Down: 1 mW / 10 µW
z Extremely Small Footprint
28-pin SSOP package, 8 mm x 10 mm
z Bipolar Power Supply Configuration
VA+ = +2.5 V;VA- = -2.5 V;VD = +3.3 V
Description
The CS4373A is a high-performance, differential output
digital-to-analog converter (DAC) with programmable at-
tenuation and multiple operational modes. AC test
modes measure system dynamic performance through
THD and CMRR tests while DC test modes are for gain
calibration and pulse tests.
The CS4373A is driven by a ∆Σ digital bit stream from the
CS5376A digital filter test bit stream (TBS) generator. It
has two sets of differential analog outputs, OUT and
BUF, to simplify system design as dedicated outputs for
testing the electronics channel and for in-circuit sensor
tests. Analog output attenuation is selected by simple pin
settings and matches the gain of the
CS3301A / CS3302A differential amplifiers for full-scale
testing at all gain ranges.
The CS4373A test DAC provides self-test and precision
calibration capability for high-resolution, low-frequency
multi-channel measurement systems designed from
CS3301A / CS3302A differential amplifiers,
CS5371A / CS5372A ∆Σ modulators and the CS5376A
digital filter.
ORDERING INFORMATION
See page 34.
24-Bit ∆Σ
DAC
Attenuator
Clock
Generator
TDATA
VA+ MODE(0, 1, 2) ATT(0, 1, 2) VD
VA-
VREF+
VREF-
GND
OUT+
OUT-
BUF+
BUF-
CAP+ CAP-
MCLK
MSYNC
DEC ‘06
DS699F2
Przeglądanie stron 0
1 2 3 4 5 6 ... 33 34

Podsumowanie treści

Strona 1 - Test DAC

Copyright © Cirrus Logic, Inc. 2006(All Rights Reserved)http://www.cirrus.comCS4373ALow-power, High-performance ∆Σ Test DACFeaturesz Digital ∆Σ Input

Strona 2 - TABLE OF CONTENTS

CS4373A10 DS699F2DC DIFFERENTIAL MODE 5Notes: 19. DC differential output is chopper stabilized and includes low-level 32 kHz out-of-band noise which i

Strona 3 - LIST OF TABLES

CS4373ADS699F2 11AC COMMON MODE 6Notes: 20. No AC common mode signal is output at 1/64 attenuation due to the attenuator architecture.21. Common mode

Strona 4 - ± 3% VD 3.20 3.30 3.40 V

CS4373A12 DS699F2DIGITAL CHARACTERISTICSNotes: 22. Device is intended to be driven with CMOS logic levels.23. TDATA is generated by the test bit strea

Strona 5 - ABSOLUTE MAXIMUM RATINGS

CS4373ADS699F2 13DIGITAL CHARACTERISTICS (CONT.)Notes: 25. MCLK is generated by the CS5376A digital filter. If MCLK is disabled, the device automatica

Strona 6 - ANALOG CHARACTERISTICS

CS4373A14 DS699F2DIGITAL CHARACTERISTICS (CONT.) MCLKMSYNCtTDATA0(2.048 MHz)(256 kHz)SYNCFigure 2. System Timing DiagramMCLKMSYNCtTDATA0(2.048 MHz)

Strona 7 - AC DIFFERENTIAL MODES 1, 2, 3

CS4373ADS699F2 15POWER SUPPLY CHARACTERISTICS Notes: 28. All outputs unloaded. Digital inputs forced to VD or DGND respectively.29. Power supply rejec

Strona 8

CS4373A16 DS699F22. GENERAL DESCRIPTIONThe CS4373A is a differential output digital-to-analog converter with multiple operationalmodes and programmabl

Strona 9 - DC COMMON MODE 4

CS4373ADS699F2 173. SYSTEM DIAGRAMS Figure 6. Connection DiagramCS4373ATDATACAP+CAP-BUF+BUF-OUT+OUT-MCLKMSYNCDGNDMODE1MODE2ATT0ATT1MODE0ATT2VA-2.5

Strona 10 - DC DIFFERENTIAL MODE 5

CS4373A18 DS699F24. POWER MODESThe CS4373A has four power modes. AC testmodes and DC test modes are operationalmodes, while the power down and sleepmo

Strona 11 - AC COMMON MODE 6

CS4373ADS699F2 195. OPERATIONAL MODESThe CS4373A has six operational modes andtwo sleep modes selected by the MODE2,MODE1, and MODE0 pins.5.1 Sleep Mo

Strona 12 - DIGITAL CHARACTERISTICS

CS4373A2 DS699F2TABLE OF CONTENTS1. CHARACTERISTICS AND SPECIFICATIONS ... 42.

Strona 13

CS4373A20 DS699F2For the opposite case:SIG+ = -0.15 V - 1.25 V = -1.4 VSIG- = -0.15 V + 1.25 V = +1.1 VSIG+ is -2.5 V relative to SIG-So the total swi

Strona 14 - 14 DS699F2

CS4373ADS699F2 21In DC differential output mode (MODE 5) thelevel-shifting buffer circuitry adds low-level32 kHz switched-capacitor noise to the DCout

Strona 15 - POWER SUPPLY CHARACTERISTICS

CS4373A22 DS699F26. DIGITAL INPUTSThe CS4373A is designed to operate with theCS5376A digital filter. The digital filter gener-ates one-bit ∆Σ test bit

Strona 16 - 2. GENERAL DESCRIPTION

CS4373ADS699F2 23surement events, thereby synchronizing ana-log sampling across a measurement network.The timing accuracy of the input SYNC signalfrom

Strona 17 - 3. SYSTEM DIAGRAMS

CS4373A24 DS699F27. ANALOG OUTPUTSThe CS4373A has multiple differential analogoutputs. The best possible analog perfor-mance is achieved from the prec

Strona 18 - 4. POWER MODES

CS4373ADS699F2 25When enabled, attenuation is applied to boththe OUT and BUF differential analog outputs.The OUT± pins connect directly into the inter

Strona 19 - 5. OPERATIONAL MODES

CS4373A26 DS699F28. VOLTAGE REFERENCEThe CS4373A requires a 2.500 V precisionvoltage reference to be supplied to the VREF±pins.8.1 VREF Power SupplyTo

Strona 20 - Figure 9. AC Common Mode

CS4373ADS699F2 278.4 VREF Input ImpedanceThe switched-capacitor input architecture ofthe VREF± inputs results in an input imped-ance that depends on t

Strona 21 - Figure 10. DC Test Modes

CS4373A28 DS699F29. POWER SUPPLIESThe CS4373A has a positive analog powersupply pin (VA+), a negative analog powersupply pin (VA-), a digital power su

Strona 22 - 6. DIGITAL INPUTS

CS4373ADS699F2 29rejected as specified in thePower Supply Characteristics table.9.4 SCR Latch-upThe VA- pin is tied to the CS4373A CMOSsubstrate and m

Strona 23 - DS699F2 23

CS4373ADS699F2 3LIST OF FIGURESFigure 1. Digital Input Rise and Fall Times ...

Strona 24 - 7. ANALOG OUTPUTS

CS4373A30 DS699F210. TERMINOLOGY• Signal-to-Noise Ratio (Dynamic Range) - Ratio of the rms magnitude of the full-scale signal to the integratedrms noi

Strona 25 - ± since other capacitor

CS4373ADS699F2 3111. PIN DESCRIPTION1234567821222324252627289101112 171819201314 1516Positive Capacitor Output CAP+Negative Capacitor Output CAP-Posit

Strona 26 - 8. VOLTAGE REFERENCE

CS4373A32 DS699F2ATT2, ATT1,ATT022, 23,24I Attenuation Range. Selects the output attenuation range.MODE2, MODE1, MODE025, 26,27I Mode Selection. Deter

Strona 27 - ± pins, and all

CS4373ADS699F2 3312. PACKAGE DIMENSIONSNotes: 1. “D” and “E1” are reference datums and do not included mold flash or protrusions, but do include mold

Strona 28 - 9. POWER SUPPLIES

CS4373A34 DS699F213.ORDERING INFORMATION 14.ENVIRONMENTAL, MANUFACTURING, & HANDLING INFORMATION* MSL (Moisture Sensitivity Level) as specified by

Strona 29 - measurement

CS4373A4 DS699F21. CHARACTERISTICS AND SPECIFICATIONS• Min / Max characteristics and specifications are guaranteed over the Specified Operating Condit

Strona 30 - 10. TERMINOLOGY

CS4373ADS699F2 5TEMPERATURE CONDITIONSABSOLUTE MAXIMUM RATINGSWARNING: Operation at or beyond these limits may result in permanent damage to the devic

Strona 31 - 11. PIN DESCRIPTION

CS4373A6 DS699F2ANALOG CHARACTERISTICS Notes: 6. Maximum integrated noise over the measurement bandwidth for the voltage reference device attached to

Strona 32 - 32 DS699F2

CS4373ADS699F2 7AC DIFFERENTIAL MODES 1, 2, 3Notes: 10. Maximum amplitude for operation above 100 Hz. A reduced amplitude for higher frequencies is re

Strona 33 - 28L SSOP PACKAGE DRAWING

CS4373A8 DS699F2AC DIFFERENTIAL MODES 1, 2, 3 (CONT.) Notes: 15. Specification measured using CS3301A amplifier at corresponding gain with the CS5371

Strona 34 - 15.REVISION HISTORY

CS4373ADS699F2 9DC COMMON MODE 4Parameter Symbol Min Typ Max UnitDC Common Mode CharacteristicsCommon Mode Output VDCCM- (VA-)+2.35 -VCommon Mode Dri

Komentarze do niniejszej Instrukcji

Brak uwag