
DS900F1 29
CS4244
1.1
x
[7:0]
Input Data
1.2
[31:8]
x
[7:0]
Input Data
1.3
[31:8]
x
[7:0]
Input Data
1.4
[31:8]
x
[7:0]
Input Data
1.5
[31:8]
x
[7:0]
Input Data
1.6
[31:8]
x
[7:0]
Input Data
1.7
[31:8]
x
[7:0]
Input Data
1.8
[31:8]
x
2.1
x
2.2
x
[7:0]
Input Data
2.3
[31:8]
x[7:0]
Input Data
2.4
[31:8]
x
2.5
x
2.6
[31:8]
x[7:0]
Input Data
2.7
[31:8]
x[7:0]
Input Data
2.8
[31:8]
x[7:0]
SDOUT1
ADC1
Data[31:8]
0's
0's
0's
0's
[7:0]
SDOUT1
with
Sidechain
ADC1
Data[31:8]
0's
0's
0's
0's
[7:0]
MCLK = 12.288/24.576MHz
FS/LRCK = 48/96kHz
SCLK = 12.288/24.576MHz
Slot 1 [31:0] Slot 2 [31:0] Slot 3 [31:0] Slot 4 [31:0] Slot 5 [31:0] Slot 6 [31:0] Slot 7 [31:0] Slot 8 [31:0]
0's
0's
0's
0's
Output Data
Output Data
Output Data
Output Data
(SDIN2 Slot 4)
SDIN1
Input Data
1.1
x
[7:0]
Input Data
1.4
[31:8]
x
[7:0]
Input Data
1.5
[31:8]
x
[7:0]
Input Data
1.8
[31:8]
x
1.9
x
[7:0]
Input Data
1.12
[31:8]
x
1.13
x
[7:0]
Input Data
1.16
[31:8]
x
2.1
x
2.4
x
2.5
x
2.8
x
2.9
x
2.12
x
2.13
x
2.16
x
[7:0]
SDOUT1
ADC1 Data
[31:8]
0's
0's
[7:0]
SDOUT1
with
Sidechain
ADC1 Data
[31:8]
0's
0's
[7:0]
MCLK = 24.576MHz
FS/LRCK = 48kHz
0's
Output Data
(SDIN2 Slot 1)
SCLK = 24.576MHz
Slot 1 [31:0]
…→…
Slot 4 [31:0] Slot 5 [31:0]
…→…
Slot 8 [31:0] Slot 9 [31:0] Slot 13 [31:0]
…→…
Slot 16 [31:0]
0's
0's
0's
0's
0's
Output Data
Output Data
Output Data
Output Data
Output Data
Figure 16. Serial Data Coding and Extraction Options within the TDM Streams
Komentarze do niniejszej Instrukcji