Cirrus-logic CS8421 Instrukcja Użytkownika Pobierz pdf (Strona 14)

14 DS641F6

CS8421

3. TYPICAL CONNECTION DIAGRAMS

CS8421

VD VL

Serial

Audio

Source

ILRCK

ISCLK

SDIN

BYPASS

+2.5 V +3.3 V or +5.0 V

0.1 F0.1 F

Serial

Audio

Input

Device

OLRCK

OSCLK

SDOUT

XTI

RST

SRC_UNLOCK

SAOF

TDM_IN

Hardware Control

Settings

GND

SAIF

MS_SEL

GND

1 k

***

Figure 5. Typical Connection Diagram, No External Master Clock

* When no external master clock is supplied to the part, both input and output must be set to Slave Mode for the

part to operate properly. This is done by connecting the MS_SEL pin to ground through a resistance of 0

 to 1 k

+ 1% as stated in Table 1, “Serial Audio Port Master/Slave and Clock Ratio Select Start-Up Options (MS_SEL),”

on page 18.

** The connection (VL or GND) and value of these two resistors determines the mode of operation for the input and

output serial ports as described in Table 2 on page 18 and Table 3 on page 18.

*** This pin must not be pulled high. See Section 1, “Pin Descriptions.”

1 2 ... 9 10 11 12 13 14 15 16 17 18 19 ... 34 35

Komentarze do niniejszej Instrukcji

Brak uwag

Cirrus-logic CS8421 Instrukcja Użytkownika Strona 14

Komentarze do niniejszej Instrukcji

Powiązane produkty i podręczniki dla Sprzęt komputerowy Cirrus-logic CS8421