Cirrus-logic CS5534-AS Instrukcja Użytkownika Pobierz pdf (Strona 16)

CS5531/32/33/34-AS

16 DS289F5

caused an operational issue for customers

because their start-up sequence includes

writing a word (with RS=0) into the

configuration register after performing a

reset. The change in the reset sequence to

include writing the RS bit back to 0 insures

the clearing of the RS bit in the event that a

user does not write into the configuration

The RV bit in the Configuration Register is set to

indicate a valid reset has occurred. The RS bit

should be written back to logic “0” to complete the

reset cycle. After a system initialization or reset,

the on-chip controller is initialized into command

mode where it waits for a valid command (the first

8-bits written into the serial port are shifted into the

command register). Once a valid command is re-

ceived and decoded, the byte instructs the converter

to either acquire data from or transfer data to an in-

ternal register(s), or perform a conversion or a cal-

ibration. The Command Register Descriptions

section can be used to decode all valid commands.

1 2 ... 11 12 13 14 15 16 17 18 19 20 21 ... 49 50

Brak uwag

Cirrus-logic CS5534-AS Instrukcja Użytkownika Strona 16