Cirrus-logic CS4348 Instrukcja Użytkownika Pobierz pdf (Strona 10)

CS4344/5/8

Figure 3. External Serial Mode Input Timing

Figure 4. Internal Serial Mode Input Timing

Figure 5. Internal Serial Clock Generation

sclkh

slrs

slrd

sdlrs

sdh

sclkl

SDATA

SCLK

LRCK

SDATA

*INTERNAL SCLK

LRCK

sclkw

sdlrs

sdh

sclkr

The SCLK pulses shown are internal to the CS4344/5/8.

SDATA

LRCK

MCLK

*INTERNAL SCLK

* The SCLK pulses shown are internal to the CS4344/5/8.

N equals MCLK divided by SCLK

1 2 ... 5 6 7 8 9 10 11 12 13 14 15 ... 23 24

Brak uwag

Cirrus-logic CS4348 Instrukcja Użytkownika Strona 10