Cirrus-logic CDB470xx Instrukcja Użytkownika Pobierz pdf (Strona 22)

Audio Clocking

CDB47xxx User’s Manual

1.5.2 Clock and Data Flow for S/PDIF Input

Figure 1-9. S/PDIF Clocking

The S/PDIF clocking architecture is used when any S/PDIF RX is used as an audio source, whether from

the optical RX, coaxial RX, or brought in on the DAI header. Figure 1-9 illustrates this clocking

configuration.

The incoming S/PDIF stream is always rate matched to another MCLK in the system through an SRC.

This means that the DAO can be run at a constant Fs that is independent of the incoming S/PDIF Fs. This

is useful in systems with digital amplifiers and wireless audio transmitter modules that requires a fixed Fs.

The CS470xx can master its output clocks, or slave to clocks from another source.

1 2 ... 17 18 19 20 21 22 23 24 25 26 27 ... 86 87

Brak uwag

Cirrus-logic CDB470xx Instrukcja Użytkownika Strona 22